DocumentCode :
2364796
Title :
Synthesis & Testing for Low Power
Author :
Pal, Ajit ; Chattopadhyay, Santanu
Author_Institution :
Indian Inst. of Technol., Kharagpur
fYear :
2009
fDate :
5-9 Jan. 2009
Firstpage :
37
Lastpage :
38
Abstract :
In recent years, power dissipation has emerged as the key issue not only for portable computers and mobile communication devices, but also for high-end systems. Reducing power dissipation is of primary importance in achieving longer battery life in portable devices. On the other hand, for high-end systems the cooling and packaging requirements are pushing the chip designers for low power alternatives. As a consequence, apart from the size, cost and performance, now-a- days power is also considered as one of the most important constraints. This has led to vigorous research in the synthesis of low-power and high-performance circuits and systems. Moreover, aggressive device size scaling used to achieve high-performance leads to increased variability due to short-channel and other effects. This, in turn, leads to variations in process parameters such as, Leff, Nch, W, Tox,Wt V,, etc. Performance parameters such as power and delay are significantly affected due to the variations in process parameters and environmental/operational (Vdd, temperature, input values, etc.) conditions. Due to variability, the design methodology in the future nanometer VLSI circuits will essentially require a paradigm shift from deterministic to probabilistic and statistical design approach. The tight constraint on power dissipation has also created new challenges for testing low power VLSI circuits, as the traditional test techniques do not account for power dissipation during test application. It is now an accepted truth that test power is often much higher than the power consumed in normal operation, due to voluminous test data, test parallelization and the low correlation between successive test patterns. The objective of this tutorial is to provide an overview of different aspects of low power circuit synthesis at various levels of design hierarchy. It will introduce techniques to optimize the performance and power in the presence of process vari- - ations. Low power testing techniques will also be discussed.
Keywords :
VLSI; integrated circuit testing; low-power electronics; cooling requirements; deterministic design; high-end systems; low power VLSI circuits; low power chips; mobile communication devices; nanometer VLSI circuits; packaging requirements; paradigm shift; portable computers; portable devices; power dissipation; probabilistic design; process parameters; statistical design; Batteries; Circuit synthesis; Circuit testing; Cooling; Costs; Mobile communication; Packaging; Portable computers; Power dissipation; Very large scale integration;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
VLSI Design, 2009 22nd International Conference on
Conference_Location :
New Delhi
ISSN :
1063-9667
Print_ISBN :
978-0-7695-3506-7
Type :
conf
DOI :
10.1109/VLSI.Design.2009.117
Filename :
4749648
Link To Document :
بازگشت