Title :
Design-Space Exploration of Energy-Delay-Area Efficient Coarse-Grain Reconfigurable Datapath
Author :
Purohit, Sohan ; Lanuzza, Marco ; Perri, Stefania ; Corsonello, Pasquale ; Margala, Martin
Author_Institution :
Dept. of Electr. & Comput. Eng., Univ. of Massachusetts- Lowell-USA, Lowell, MA
Abstract :
This paper presents the VLSI design of a high data throughput, energy and area efficient data path targeted for DSP and multimedia applications. Three different implementations of the reconfigurable data path using static, dynamic domino and D3L logic styles are presented to serve as low power, high speed, and speed-energy optimized variants of the architecture. When implemented using ST Microelectronics 90 nm 1V CMOS technology, the proposed data path leads to a maximum supported clock frequency ranging from 917 MHz to 1.2 GHz with a dynamic power consumption @ 500 MHz ranging from 788 muW to 1.02 mW.
Keywords :
CMOS integrated circuits; VLSI; integrated circuit design; reconfigurable architectures; CMOS; D3L logic styles; ST microelectronics; VLSI design; coarse-grain reconfigurable datapath; design-space exploration; dynamic power consumption; energy delay area; maximum supported clock frequency; CMOS logic circuits; CMOS technology; Clocks; Digital signal processing; Energy consumption; Frequency; Microelectronics; Reconfigurable logic; Throughput; Very large scale integration;
Conference_Titel :
VLSI Design, 2009 22nd International Conference on
Conference_Location :
New Delhi
Print_ISBN :
978-0-7695-3506-7
DOI :
10.1109/VLSI.Design.2009.33
