A 2.4Gbps-4.8Gbps XDR-DRAM I/O (XIO) Link

This paper focuses on the design of a 2.4 Gbps to 4.8 Gbps link developed in TSMC65nmG+ technology, for the high speed and high throughput interface between XDRtrade (Extreme data rate) DRAM and ASIC. Applications such as HDTV and high end graphics require high bandwidth interface between controllers and memory. This XDR I/O (XIO) link which is integrated in the controller, interfaces with the XDRtrade DRAM and provides the very high per pin bandwidth. To maintain a constant transmit swing the link supports automatic calibration for the on-die termination (ODT) and driver circuit bias. The channel timing between, ASIC pin to XDR-DRAM pin, is calibrated for all the individual pins to de-skew any channel electrical timing differences to align the data transfer during Memory Read and Writes. This calibration is done periodically to maintain constant timing margin throughout the operation. The self biased regulated PLL dual loop architecture based on is used which minimizes the clock jitter and enables high speed operation. A novel programmable Voltage Control Oscillator is used here to work at wide range of frequencies. The cell with 8 bit wide data bus and 16 bit wide command bus, consumes 520 mW at 4.0 Gbps.