DocumentCode
2373774
Title
Signal coding technique and CMOS gates for strongly fault-secure combinational functional blocks
Author
Metra, Cecilia ; Favalli, Michele ; Riccò, Bruno
Author_Institution
Dipt. di Elettronica Inf. e Sistemistica, Bologna Univ., Italy
fYear
1998
fDate
2-4 Nov 1998
Firstpage
174
Lastpage
182
Abstract
This paper proposes a signal coding technique (using frequency redundancy) and CMOS gates to allow the design of functional blocks of self-checking circuits whose correct operation is guaranteed with respect to a wide set of possible, internal faults. These include not only conventional stuck-ats, but also transistor stuck-ons, transistor stuck-opens and resistive bridgings. Compared to the alternative, existing solution, the technique proposed here does not imply any critical constraint on the circuit electrical parameters. Hence it is better suited to the design of next generation, deep submicron technology circuits
Keywords
CMOS logic circuits; VLSI; automatic testing; combinational circuits; fault diagnosis; integrated circuit testing; logic testing; redundancy; CMOS gates; circuit electrical parameters; deep submicron technology circuits; frequency redundancy; functional blocks; internal faults; resistive bridgings; self-checking circuits; signal coding technique; strongly fault-secure combinational functional blocks; transistor stuck-ons; transistor stuck-opens; Aerospace electronics; CMOS technology; Circuit faults; Crosstalk; Delay; Fault tolerance; Frequency; Hoses; Manufacturing; Next generation networking;
fLanguage
English
Publisher
ieee
Conference_Titel
Defect and Fault Tolerance in VLSI Systems, 1998. Proceedings., 1998 IEEE International Symposium on
Conference_Location
Austin, TX
ISSN
1550-5774
Print_ISBN
0-8186-8832-7
Type
conf
DOI
10.1109/DFTVS.1998.732164
Filename
732164
Link To Document