Efficient and flexible simulation of phase locked loops, part II: Post processing and a design example

Although phase-locked loops (PLLs) are arguably the most ubiquitous control loop designed by humans, system theory analysis seems to lag behind the practice of implementation. In particular, full simulation of PLLs is rare. This paper will explain the reasons for this and offer an efficient and flexible simulator for PLLs. Part I of this paper described the simulator design. This part describes the post processing and show some results.