FPGA-based implementation of variable sized structuring elements for 2D binary morphological operations

Binary morphological operations are an important means for real time image processing applications. While fixed size structuring elements are sufficient for usual image processing steps, more sophisticated algorithms require structuring elements of variable shape. These operations can be realized by using Boolean logic in connection with dead time elements, which leads to a straightforward implementation if using FPGAs