Adaptive Equalization Architecture Using Distributed Arithmetic for Partial Response Channels

This paper proposes a design and implementation of transversal adaptive digital filter using LMS (least mean squares) adaptive algorithm. The filter structure is based on distributed arithmetic (DA), which is able to calculate the inner product by shifting, and accumulating of partial products and storing in look-up table, also the desired adaptive digital filter will be multiplierless filter. In addition, the hardware implementation uses VHDL (very high-speed integrated circuit hardware description language) and synthesis using FLEX10K Altera FPGA (field programmable gate array) as target technology and uses Leonardo spectrum and MAX+plusII program for overall development. The results of this design are shown that the speed performance and used area of FPGA. The experimental results are presented to demonstrate the feasibility of the desired adaptive digital filter