An arbitrary kernel convolution AER-transceiver chip for real-time image filtering

A chip that performs real-time image convolutions with programmable kernels of arbitrary shape is presented. This is a first prototype of reduced size (16 times 16 pixels) to validate system level techniques. It has been fabricated in AMS-0.35 mum, 2-poly, 3-metal technology. Chip inputs and outputs are coded using address event representation (AER). This is an emergent neuromorphic interchip communication protocol that allows for real-time virtual massive connectivity between huge numbers of pixels located on different chips. Pixels generate ´events´ according to their activity levels. More active pixels generate more events per unit time and access the interchip communication channel more frequently, whereas pixels with low activity consume less communication bandwidth. This allows communicating more relevant information in a very short time. Specific PCI boards have been developed to feed images into the chip and to read images out of it