DocumentCode
2568012
Title
CERA: A Channel Estimation Reconfigurable Architecture
Author
Azar, Céline ; Ojail, Maroun ; Chevobbe, Stéphane ; David, Raphaël
Author_Institution
Embedded Comput. Lab., CEA, Gif-sur-Yvette, France
fYear
2010
fDate
4-7 April 2010
Firstpage
957
Lastpage
964
Abstract
In this paper, a new reconfigurable processor for channel estimation in Orthogonal Frequency Division Multiplexing systems (OFDM) is proposed. The channel estimation algorithms are discussed and compared following the computational complexity criteria and the signal performances. Some representative algorithms are chosen to illustrate the different techniques of channel estimation, and are implemented. The processor CERA (Channel Estimation Reconfigurable Architecture) offers a wide flexibility and can manage the arithmetic operations of the channel estimation algorithms, in addition to those of other functionalities of the baseband OFDM system. It is compared, in terms of silicon area and power consumption, with other dedicated units in order to estimate the processor flexibility overhead.
Keywords
OFDM modulation; channel estimation; reconfigurable architectures; CERA; OFDM system; channel estimation reconfigurable architecture; orthogonal frequency division multiplexing systems; reconfigurable processor; Channel estimation; Communication standards; Computational complexity; Digital video broadcasting; Fading; Mean square error methods; OFDM; Reconfigurable architectures; Telecommunication standards; Transfer functions;
fLanguage
English
Publisher
ieee
Conference_Titel
Telecommunications (ICT), 2010 IEEE 17th International Conference on
Conference_Location
Doha
Print_ISBN
978-1-4244-5246-0
Electronic_ISBN
978-1-4244-5247-7
Type
conf
DOI
10.1109/ICTEL.2010.5478854
Filename
5478854
Link To Document