Scalable FFT architecture vs. multiple pipeline FFT architectures — Hardware implementation and cost

This paper presents a family of architectures for FFT implementation based on the decomposition of the perfect shuffle permutation, which can be designed with variable number of processing elements. This provides designers with a trade-off choice of speed vs. complexity (cost and area.). Hardware comparison to other existing pipeline architecture presented based on implementation of 1024-point FFT with 4 processing elements using 45 nm process technology. The proposed architecture is most suitable for handheld and portable multimedia applications.