• DocumentCode
    2579221
  • Title

    From SODA to scotch: The evolution of a wireless baseband processor

  • Author

    Woh, Mark ; Lin, Yuan ; Seo, Sangwon ; Mahlke, Scott ; Mudge, Trevor ; Chakrabarti, Chaitali ; Bruce, Roderik ; Kershaw, D. ; Reid, Alastair ; Wilder, M. ; Flautner, Krisztian

  • Author_Institution
    Adv. Comput. Archit. Lab., Univ. of Michigan, Ann Arbor, MI
  • fYear
    2008
  • fDate
    8-12 Nov. 2008
  • Firstpage
    152
  • Lastpage
    163
  • Abstract
    With the multitude of existing and upcoming wireless standards, it is becoming increasingly difficult for hardware-only baseband processing solutions to adapt to the rapidly changing wireless communication landscape. Software defined radio (SDR) promises to deliver a cost effective and flexible solution by implementing a wide variety of wireless protocols in software. In previous work, a fully programmable multicore architecture, SODA, was proposed that was able to meet the real-time requirements of 3G wireless protocols. SODA consists of one ARM control processor and four wide single instruction multiple data (SIMD) processing elements. Each processing element consists of a scalar and a wide 512-bit 32-lane SIMD datapath. A commercial prototype based on the SODA architecture, Ardbeg (named after a brand of Scotch whisky), has been developed. In this paper, we present the architectural evolution of going from a research design to a commercial prototype, including the goals, tradeoffs, and final design choices. Ardbegpsilas redesign process can be grouped into the following three major areas: optimizing the wide SIMD datapath, providing long instruction word (LIW) support for SIMD operations, and adding application-specific hardware accelerators. Because SODA was originally designed with 180 nm technology, the wide SIMD datapath is re-optimized in Ardbeg for 90 nm technology. This includes re-evaluating the most efficient SIMD width, designing a wider SIMD shuffle network, and implementing faster SIMD arithmetic units. Ardbeg also provides modest LIW support by allowing two SIMD operations to issue in the same cycle. This LIW execution supports SDR algorithmspsila most common parallel SIMD execution patterns with minimal hardware overhead. A viable commercial SDR solution must be competitive with existing ASIC solutions. Therefore, algorithm-specific hardware is added for performance bottleneck algorithms while still maintaining enough flexibility to support multiple- - wireless protocols. The combination of these architectural improvements allows Ardbeg to achieve 1.5-7x speedup over SODA across multiple wireless algorithms while consuming less power.
  • Keywords
    3G mobile communication; microprocessor chips; protocols; software radio; 3G wireless protocols; ARM control processor; Ardbeg; SODA; application-specific hardware accelerators; architectural evolution; hardware-only baseband processing; long instruction word support; programmable multicore architecture; scotch; single instruction multiple data processing; software defined radio; wireless baseband processor; wireless communication; wireless standards; Baseband; Communication standards; Computer architecture; Costs; Hardware; Multicore processing; Prototypes; Software radio; Wireless application protocol; Wireless communication;
  • fLanguage
    English
  • Publisher
    ieee
  • Conference_Titel
    Microarchitecture, 2008. MICRO-41. 2008 41st IEEE/ACM International Symposium on
  • Conference_Location
    Lake Como
  • ISSN
    1072-4451
  • Print_ISBN
    978-1-4244-2836-6
  • Electronic_ISBN
    1072-4451
  • Type

    conf

  • DOI
    10.1109/MICRO.2008.4771787
  • Filename
    4771787