Tree checkers for applications with low power-delay requirements

Low power consumption is emerging as a major design constraint in several digital applications, out of which some present also high reliability requirements, that can be satisfied by the use of self-checking circuits. In this context, this paper suggests a method to reduce the power-delay product of CMOS checkers with a tree structure, without affecting their self-testing ability with respect to realistic faults