DocumentCode
2624309
Title
Dynamic strength scaling for delay fault propagation in nanometer technologies
Author
Javaheri, Reza ; Sedaghat, Reza
Author_Institution
Dept. of Electr. & Comput. Eng., Ryerson Univ., Toronto, ON, Canada
fYear
2009
fDate
20-21 Oct. 2009
Firstpage
95
Lastpage
99
Abstract
This paper proposes an algorithm for the detection of resistive delay faults in deep submicron technology using dynamic strength scaling, which is applicable for 45 nm and below. The approach uses an advanced coding system to build logical functions that are sensitive to strength and able to detect even the slightest voltage changes in the circuit. Such changes are caused by interconnection resistive behavior and result in timing-related defects.
Keywords
integrated circuit interconnections; logic circuits; nanoelectronics; coding system; deep submicron technology; delay fault propagation; dynamic strength scaling; interconnection resistive behavior; logical function; nanometer technology; size 45 nm; Circuit faults; Circuit testing; Fault location; Integrated circuit interconnections; Logic circuits; MOS devices; MOSFETs; Propagation delay; Timing; Voltage;
fLanguage
English
Publisher
ieee
Conference_Titel
Computer Conference, 2009. CSICC 2009. 14th International CSI
Conference_Location
Tehran
Print_ISBN
978-1-4244-4261-4
Electronic_ISBN
978-1-4244-4262-1
Type
conf
DOI
10.1109/CSICC.2009.5349362
Filename
5349362
Link To Document