• DocumentCode
    2636675
  • Title

    A new model of exploiting loop parallelization using knowledge-based techniques

  • Author

    Yang, Chao-Tung ; Tseng, Shian-Shyong ; Tsai, Chang-Jiun ; Cheng-Der Chuang ; Chuang, Sun-Wen

  • Author_Institution
    Ground Syst. Sect., Nat. Space Program Office, Hsinchu, Taiwan
  • fYear
    2000
  • fDate
    36800
  • Firstpage
    9
  • Lastpage
    14
  • Abstract
    We concentrate on three fundamental phases, data dependence testing, parallel loop transformation, and parallel loop scheduling, for loop parallelization in parallelizing compilers, running on multiprocessor systems. A new model of exploiting loop parallelization by using knowledge-based techniques is first proposed. The knowledge-based approach integrates existing data dependence tests, loop transformations and loop schedules, to make good use of their abilities for extracting more parallelism. Three rule-based systems, called the K-Test, IPLS and KPLT, are then developed by repertory grid analysis and an attribute ordering table to construct the knowledge base, respectively. These systems can choose an appropriate test, transform and schedule, then apply the resulting methods to perform loop parallelization and gain a high speedup rate. For example, the KPLT can choose the appropriate loop transformations to reorder the execution of statements and loop iterations for parallelization. Unlike the previous researches that must use the one-pass approach, we introduce the idea of multipass which may explore more parallelism of loops. Experimental results show that our new model can achieve higher speedup on parallelizing compilers. Furthermore, for system maintenance and extensibility, our approach is obviously superior to others
  • Keywords
    knowledge based systems; multiprocessing systems; parallelising compilers; processor scheduling; IPLS; K-Test; KPLT; attribute ordering table; data dependence testing; high speedup rate; knowledge-based techniques; loop parallelization; loop transformations; multipass; multiprocessor systems; parallel loop scheduling; parallel loop transformation; parallelizing compilers; repertory grid analysis; rule-based systems; system maintenance; Chaos; Data mining; Information science; Knowledge based systems; Multiprocessing systems; Parallel processing; Performance evaluation; Performance gain; Processor scheduling; System testing;
  • fLanguage
    English
  • Publisher
    ieee
  • Conference_Titel
    Parallel and Distributed Systems: Workshops, Seventh International Conference on, 2000
  • Conference_Location
    Iwate
  • Print_ISBN
    0-7695-0571-6
  • Type

    conf

  • DOI
    10.1109/PADSW.2000.884508
  • Filename
    884508