DocumentCode
2643865
Title
Polynomial-Time Subgraph Enumeration for Automated Instruction Set Extension
Author
Bonzini, Paolo ; Pozzi, Laura
Author_Institution
Fac. of Informatics, Lugano Univ.
fYear
2007
fDate
16-20 April 2007
Firstpage
1
Lastpage
6
Abstract
This paper proposes a novel algorithm that, given a data-flow graph and an input/output constraint, enumerates all convex subgraphs under the given constraint in polynomial time with respect to the size of the graph. These subgraphs have been shown to represent efficient instruction set extensions for customizable processors. The search space for this problem is inherently polynomial but, this is the first paper to prove this and to present a practical algorithm for this problem with polynomial complexity. The algorithm is based on properties of convex subgraphs that link them to the concept of multiple-vertex dominators. The paper discussed several pruning techniques that, without sacrificing the optimality of the algorithm, make it practical for data-flow graphs of a thousands nodes or more
Keywords
computational complexity; data flow graphs; instruction sets; microprocessor chips; polynomials; automated instruction set extension; convex subgraphs; customizable processors; data-flow graph; input-output constraint; multiple-vertex dominators; polynomial complexity; polynomial-time subgraph enumeration; Application specific integrated circuits; Delay; Embedded system; Informatics; Integer linear programming; Polynomials; Process design; Space exploration; System-on-a-chip; Time factors;
fLanguage
English
Publisher
ieee
Conference_Titel
Design, Automation & Test in Europe Conference & Exhibition, 2007. DATE '07
Conference_Location
Nice
Print_ISBN
978-3-9810801-2-4
Type
conf
DOI
10.1109/DATE.2007.364482
Filename
4211992
Link To Document