On digital implementation of the parallel decision feedback decoder for trellis-coded signals corrupted by intersymbol interference

Digital implementation of the parallel decision feedback decoder is considered. The simulation results indicate that relatively short word-length registers must be applied to ensure satisfactory performance. With careful design of the receiver, the costly and power consuming multiplier can be avoided and replaced by small look-up tables, thus leading to substantial simplification of the receiver structure