DocumentCode :
2676388
Title :
Single byte error control codes with double bit within a block error correcting capability for semiconductor memory systems
Author :
Umanesan, Ganesan ; Fujiwara, Eiji
Author_Institution :
Graduate Sch. of Inf. Sci. & Eng., Tokyo Inst. of Technol., Japan
fYear :
2000
fDate :
2000
Firstpage :
192
Lastpage :
200
Abstract :
Computer memory systems when exposed to strong electromagnetic waves or radiation are highly vulnerable to multiple random bit errors. Under this situation, we cannot apply existing SEC-DED or SbEC capable codes because they provide insufficient error control performance. This correspondence considers the situation where two random bits in a memory chip are corrupted by strong electromagnetic waves or radioactive particles and proposes two classes of codes that are capable of correcting random double bit errors occurring within a chip. The proposed codes, called Double bit within a block Error Correcting-Single byte Error Detecting ((DEC)B-SbED) code and Double bit within a block Error Correcting-Single byte Error Correcting ((DEC)B-Sb EC) code, are suitable for recent computer memory systems
Keywords :
block codes; error correction codes; radiation effects; semiconductor storage; (DEC)B-SbEC code; (DEC)B-SbED code; double bit within a block error correcting capability; multiple random bit errors; radioactive particles; semiconductor memory systems; single byte error control codes; strong electromagnetic waves; Application software; Circuits; Computer errors; Electromagnetic radiation; Electromagnetic scattering; Error correction; Error correction codes; Information science; Satellite broadcasting; Semiconductor memory;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Defect and Fault Tolerance in VLSI Systems, 2000. Proceedings. IEEE International Symposium on
Conference_Location :
Yamanashi
ISSN :
1550-5774
Print_ISBN :
0-7695-0719-0
Type :
conf
DOI :
10.1109/DFTVS.2000.887157
Filename :
887157
Link To Document :
بازگشت