Title :
Optimizing Arithmetic Elements For Signal Processing
Author :
Callaway, Thomas K. ; Swartzlander, Earl E.
Author_Institution :
University of Texas at Austin
Keywords :
Adders; CMOS logic circuits; Circuit simulation; Digital arithmetic; Digital signal processing; Energy consumption; Power dissipation; Power measurement; Signal processing; Switching circuits;
Conference_Titel :
VLSI Signal Processing, V, 1992., [Workshop on]
Print_ISBN :
0-7803-0811-5
DOI :
10.1109/VLSISP.1992.639176