Design of high performance CMOS linear readout integrated circuit

This paper details a high performance CMOS linear readout integrated circuit (ROIC) and the measured result. This ROIC realizes time-delay integration (TDI) to enhance the signal to noise ratio (S/N), and defective element deselection (DED) to decrease the probability of bad columns. The Other features include adjustable integration time, multi gain, bi-direction of TDI scan. super-sample, and electrical test. It is fabricated using 1.2-μm double poly double metal (DPDM) CMOS technology. The total power consumption is about 24 mW at 5 V supply voltage.