Title :
A 4-Mbit NAND-EEPROM with tight programmed Vt distribution
Author :
Tanaka, Tomoharu ; Momodomi, Masaki ; Iwata, Yoshihisa ; Tanaka, Yoshiyuki ; Oodaira, Hideko ; Itoh, Yasuo ; Shirota, Riichiro ; Ohuchi, Kazunori ; Masuoka, Fujio
Abstract :
The authors describe a 4-Mb NAND-EEPROM with tight Vt (threshold voltage) distribution which is controlled by a novel program verify technique. A tight Vt distribution width of 0.6 V for the entire 4-Mb cell array is achieved, and read margin is improved. A unique twin p-well structure has made it possible to realize low-power 5-V-only erase/program operation easily compared with the previous design
Keywords :
EPROM; NAND circuits; integrated memory circuits; 4 Mbit; 5 V; 5-V-only erase/program operation; NAND-EEPROM; low power operation; twin p-well structure;
Conference_Titel :
VLSI Circuits, 1990. Digest of Technical Papers., 1990 Symposium on
Conference_Location :
Honolulu, Hawaii, USA
DOI :
10.1109/VLSIC.1990.111117