A 22 mW NADC receiver IF chip with integrated second IF channel filtering

This chip achieves much of the cost and area savings of fully-integrated receivers without the accompanying increase in current. The intended application is a limiting superheterodyne receiver conforming to the IS136 TDMA standard. By retaining a passive first intermediate frequency (IF) filter to reduce the subsequent dynamic range requirement, a low-power active second IF filter is implemented.