DocumentCode
2730303
Title
Experience of IP-reuse in system-on-chip design for ADSL
Author
Ganoe, M. ; Delforge, P. ; Schutz, E.
Author_Institution
Alcatel Bell Telephone, Antwerp, Belgium
fYear
1999
fDate
17-17 Feb. 1999
Firstpage
360
Lastpage
361
Abstract
Experience in Intellectual Property (IP) based system-on-chip design allows a company to focus R and D on their core competencies, and use other companies´ specialized expertise for other parts. Many system architectural variants are required due to different speed and throughput requirements, alternative ratios on both transmission directions, specific physical-layer interfaces to the outside world, or dedicated features. This article shows a general design methodology for single chip DSL systems.
Keywords
application specific integrated circuits; digital subscriber lines; industrial property; integrated circuit design; ADSL; IP-reuse; physical-layer interfaces; single chip DSL systems; system architectural variants; system-on-chip design; throughput requirements; Buildings; Computer architecture; Data compression; Design methodology; Silicon; Sockets; Software libraries; Solid state circuits; System-on-a-chip; Telecommunications;
fLanguage
English
Publisher
ieee
Conference_Titel
Solid-State Circuits Conference, 1999. Digest of Technical Papers. ISSCC. 1999 IEEE International
Conference_Location
San Francisco, CA
ISSN
0193-6530
Print_ISBN
0-7803-5126-6
Type
conf
DOI
10.1109/ISSCC.1999.759295
Filename
759295
Link To Document