Title :
Circuit partitioning with partial order for mixed simulation emulation environment
Author :
Manku, Gurmeet Singh ; Kumar, Ajit ; Kumar, Shashi
Author_Institution :
Dept. of Comput. Sci. & Eng., Indian Inst. of Technol., Bombay, India
Abstract :
A low-cost hybrid simulator for VLSI circuits has been under development at IIT Delhi. The simulator uses a Reconfigurable System (RS) consisting of a limited number of FPGAs for hardware emulation and blends the ideas of hardware emulation with conventional software simulation. A crucial preparatory step is to partition a given circuit into as few parts as possible. The parts are then downloaded onto the RS one by one and emulated in stand alone mode or in conjunction with software simulator. The hybrid simulation environment poses some unique requirements on the partitioner. This paper presents can efficient partitioning algorithm for this purpose. A study of performance of the algorithm on 92 benchmark circuits for various I/O and size constraints of FPGAs has been carried out and good results have been obtained
Keywords :
circuit CAD; circuit analysis computing; formal verification; logic CAD; logic partitioning; reconfigurable architectures; VLSI circuits; benchmark circuits; circuit partitioning; conventional software simulation; efficient partitioning algorithm; hardware emulation; hybrid simulation environment; low-cost hybrid simulator; mixed simulation emulation environment; reconfigurable system; software simulator; Circuit simulation; Computational modeling; Costs; Emulation; Field programmable gate arrays; Hardware; Integrated circuit interconnections; Logic circuits; Partitioning algorithms; Very large scale integration;
Conference_Titel :
Rapid System Prototyping, 1995. Proceedings., Sixth IEEE International Workshop on
Conference_Location :
Chapel Hill, NC
Print_ISBN :
0-8186-7100-9
DOI :
10.1109/IWRSP.1995.518592
