Title :
Scalable Security Processor Design and Its Implementation
Author :
Wang, Chen-Hsing ; Yeh, Jen-Chieh ; Huang, Chih-Tsun ; Wu, Cheng-Wen
Author_Institution :
Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu
Abstract :
This paper presents a security processor to accelerate cryptographic processing in modern security applications. Our security processor is capable of popular cryptographic functions such as RSA, AES, hashing and random number generation, etc. With proposed crypto-DMA controller, data gathering and scattering become flexible for security processing, using a simple descriptor-based programming model. The architecture of the security processor with its core-based platform is scalable and configurable for security variations in performance, cost and power consumption. Different number of data channels and crypto-engines can be used to meet the specifications. In addition, a DFT (design for test) platform is also implemented for the design-test integration. The security processor has been fabricated (using UMC 0.18mum CMOS technology) and measured. The core area is 3.899mm times 2.296mm (525K gates approximately) and the operating clock rate is 66MHz
Keywords :
CMOS integrated circuits; cryptography; design for testability; integrated circuit design; microprocessor chips; power consumption; security; 0.18 micron; 2.296 mm; 3.899 mm; 66 MHz; CMOS technology; DFT platform; crypto-DMA controller; cryptoengines; cryptographic functions; cryptographic processing; data channels; data gathering; data scattering; descriptor-based programming model; power consumption; scalable security processor design; Acceleration; CMOS technology; Costs; Cryptography; Data security; Design for testability; Energy consumption; Process design; Random number generation; Scattering;
Conference_Titel :
Asian Solid-State Circuits Conference, 2005
Conference_Location :
Hsinchu
Print_ISBN :
0-7803-9163-2
Electronic_ISBN :
0-7803-9163-2
DOI :
10.1109/ASSCC.2005.251790
