FSM modeling of synchronous VHDL design for symbolic model checking

In this paper, we defined a new FSM model based on the synchronous behavior and symbolic representation technique. The algorithm to elaborate the model from the VHDL description of synchronous circuits is presented. By eliminating the unnecessary transition function, our model has much less states than Deharbe´s mixed model. The experimental results demonstrate the model and modeling method can make symbolic model checking more practical