DocumentCode
2755155
Title
A Delay Measurement Technique Using Signature Registers
Author
Katoh, Kentaroh ; Tanabe, Toru ; Zahidul, Haque Md ; Namba, Kazuteru ; Ito, Hideo
Author_Institution
Grad. Sch. of Adv. Integration Sci., Chiba Univ., Chiba, Japan
fYear
2009
fDate
23-26 Nov. 2009
Firstpage
157
Lastpage
162
Abstract
This paper proposes a delay measurement technique using signature registers, and a scan design for delay measurement utilizing the proposed delay measurement technique to detect small-delay defects. The delay of circuits can be measured with the scan design with lower area, smaller data volume, and shorter measurement time than with the conventional scan design for delay measurement. Accordingly, the small-delay defects outside the range of the normal-distributed delay are detected with lower cost. Evaluation with 0.18 ¿m process shows that the area overhead of the proposed scan design is 32.2% smaller than that of the conventional method. The measurement time and the data volume for the measurement are reduced 66.7% and 66.0% compared with the conventional method, respectively.
Keywords
circuit testing; delay estimation; flip-flops; time measurement; area overhead; circuit delay; data volume; delay measurement technique; measurement time; scan design; signature registers; size 0.18 mum; small-delay defect detection; Area measurement; Circuit faults; Clocks; Delay effects; Frequency; Measurement techniques; Semiconductor device measurement; Testing; Time measurement; Volume measurement; delay measurement; path delay fault; scan design; signature register; small-delay defects;
fLanguage
English
Publisher
ieee
Conference_Titel
Asian Test Symposium, 2009. ATS '09.
Conference_Location
Taichung
ISSN
1081-7735
Print_ISBN
978-0-7695-3864-8
Type
conf
DOI
10.1109/ATS.2009.54
Filename
5359375
Link To Document