Title :
A Parallel for Loop Memory Template for a High Level Synthesis Compiler
Author :
Moore, Craig ; Meeus, Wim ; Devos, Harald ; Stroobandt, Dirk
Author_Institution :
Electron. & Inf. Syst. Dept., Ghent Univ., Ghent, Belgium
Abstract :
We propose a parametrized memory template for applications with parallel for loops. The template´s parameters reflect important trade-offs made during system design. The template is incorporated in our high level synthesis (HLS) compiler, where the template´s parameters are adjusted to the application. The template fits parallel for loops with no loop dependencies and sequential bodies. We found two alternative template implementations using our compiler. In the future, we will develop templates for other types of for loops. These will be added to the compiler and it will identify the template that works best for the application it is compiling. Once a template is selected, the compiler will use design space exploration to select the best combination of template parameters for the targeted hardware and application.
Keywords :
field programmable gate arrays; high level synthesis; program compilers; design space exploration; high level synthesis compiler; loop memory template; Arrays; Clocks; Field programmable gate arrays; Hardware; High level synthesis; Manuals; Memory management; Compiler; FPGA; High Level Synthesis; Memory; Template;
Conference_Titel :
Digital System Design: Architectures, Methods and Tools (DSD), 2010 13th Euromicro Conference on
Conference_Location :
Lille
Print_ISBN :
978-1-4244-7839-2
DOI :
10.1109/DSD.2010.62