Title :
POIROT: a logic fault diagnosis tool and its applications
Author :
Venkataraman, Srikanth ; Drummonds, Scott B.
Author_Institution :
Intel Corp., Hillsboro, OR, USA
Abstract :
Logic fault diagnosis or fault isolation is the process of analyzing the failing logic portions of an integrated circuit to isolate the cause of failure. Fault diagnosis plays an important role in multiple applications at different stages of design and manufacturing. A logic diagnosis tool with applicability to a spectrum of logic DFT, ATPG and test strategies including full/almost fullscan circuits with combinational ATPG, partial-scan and non-scan circuits with sequential ATPG and to functional patterns in general is presented. Novel features incorporated into the tool include static and dynamic structural processing for partial-scan circuits, windowed fault simulation, and diagnostic models for open defects and cover algorithms for multiple fault diagnosis. Experimental results include simulation results on processor functional blocks and silicon results on chipsets and processors from artificially induced defects and production fallout
Keywords :
automatic test pattern generation; design for testability; fault diagnosis; fault simulation; integrated circuit testing; logic testing; POIROT; combinational ATPG; cover algorithms; diagnostic models; dynamic structural processing; fault isolation; fullscan circuits; functional patterns; integrated circuits; logic DFT; logic fault diagnosis tool; multiple fault diagnosis; nonscan circuits; open defects; partial-scan circuits; sequential ATPG; static structural processing; test strategies; windowed fault simulation; Automatic test pattern generation; Circuit faults; Circuit simulation; Circuit testing; Combinational circuits; Failure analysis; Fault diagnosis; Logic circuits; Logic testing; Sequential circuits;
Conference_Titel :
Test Conference, 2000. Proceedings. International
Conference_Location :
Atlantic City, NJ
Print_ISBN :
0-7803-6546-1
DOI :
10.1109/TEST.2000.894213