DocumentCode :
2794505
Title :
Cache-Analyzer: Design Space Evaluation of Configurable-Caches in a Single-Pass
Author :
Silva, Andre ; Esmeraldo, Guilherme ; Barros, Edna ; Viana, Pablo
Author_Institution :
Fed. Univ. of Pernambuco, Recife
fYear :
2007
fDate :
28-30 May 2007
Firstpage :
3
Lastpage :
9
Abstract :
Today´s digital systems design requires extensive system- level simulation to ensure that the right architectural trade-offs are made. In platform based designs a large number of platforms models must be executed for tuning the platform for the application. In order to run these simulations with adequate performance, design architects have increasingly employed abstract transaction-level models instead of RTL models to perform such analysis. Memory hierarchy is a major bottleneck for performance and energy consumption. Trying out every supported cache configuration to evaluate a given platform may become a very time consuming task. This paper proposes an approach for memory cache tuning, which is based on single-pass simulation. The proposed single-pass cache evaluation mechanism is 70 times faster than a simulation-based mechanism for the ADPCM application from Mediabench.
Keywords :
cache storage; logic design; abstract transaction-level model; cache-analyzer; configurable-cache design space evaluation; digital systems design; memory cache tuning; memory hierarchy; single-pass cache simulation; Analytical models; Application software; Cache memory; Delay; Digital systems; Energy consumption; Microprocessors; Moore´s Law; Performance analysis; Performance evaluation;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Rapid System Prototyping, 2007. RSP 2007. 18th IEEE/IFIP International Workshop on
Conference_Location :
Porto Alegre
ISSN :
1074-6005
Print_ISBN :
0-7695-2834-1
Type :
conf
DOI :
10.1109/RSP.2007.15
Filename :
4228478
Link To Document :
بازگشت