DocumentCode
2817557
Title
Simultaneous subordinate microthreading (SSMT)
Author
Chappell, Robert S. ; Stark, Jared ; Kim, Sangwook P. ; Reinhardt, Steven K. ; Patt, Yale N.
Author_Institution
Dept. of Electr. Eng. & Comput. Sci., Michigan Univ., Ann Arbor, MI, USA
fYear
1999
fDate
1999
Firstpage
186
Lastpage
195
Abstract
Current work in Simultaneous Multithreading provides little benefit to programs that aren´t partitioned into threads. We propose Simultaneous Subordinate Microthreading (SSMT) to correct this by spawning subordinate threads that perform optimizations on behalf of the single primary thread. These threads, written in microcode, are issued and executed concurrently with the primary thread. They directly manipulate the microarchitecture to improve the primary thread´s branch prediction accuracy, cache hit rate, and prefetch effectiveness. All contribute to the performance of the primary thread. This paper introduces SSMT and discusses its potential to increase performance. We illustrate its usefulness with an SSMT machine that executes subordinate microthreads to improve the branch prediction of the primary thread. We show simulation results for the SPECint95 benchmarks
Keywords
computer architecture; firmware; multi-threading; performance evaluation; SPECint95 benchmarks; branch prediction; cache hit rate; microarchitecture; microcode; optimizations; prefetch effectiveness; simultaneous subordinate microthreading; single primary thread; Accuracy; Bandwidth; Microarchitecture; Microprocessors; Multithreading; Prefetching; Throughput; Yarn;
fLanguage
English
Publisher
ieee
Conference_Titel
Computer Architecture, 1999. Proceedings of the 26th International Symposium on
Conference_Location
Atlanta, GA
ISSN
1063-6897
Print_ISBN
0-7695-0170-2
Type
conf
DOI
10.1109/ISCA.1999.765950
Filename
765950
Link To Document