DocumentCode
283840
Title
Self-testing checkers for arithmetic codes with any check base A
Author
Piestrak, Stanislaw J.
Author_Institution
Inst. of Eng. Cybern., Tech. Univ. Wroclaw, Poland
fYear
1991
fDate
26-27 Sep 1991
Firstpage
162
Lastpage
167
Abstract
The design of self-testing checkers (STCs) for all arithmetic codes (AN codes, residue codes, and inverse residue codes) with any odd check base A is presented. The design of these checkers is based on the use of recently proposed highly-parallel schemes of the generators modulo A using carry-save adders and/or ROM. The new STCs cover a significantly larger spectrum of check bases A than the designs proposed to date, since only the STCs for so called low-cost arithmetic codes with A of the form A=2a-1 have been known to date. Also, the new STCs for codes with A=2a-1 are faster than conventional designs at no extra hardware cost
Keywords
automatic testing; digital arithmetic; error detection codes; fault tolerant computing; ROM; arithmetic codes; carry-save adders; check base; highly-parallel schemes; self-testing checkers; Built-in self-test; Circuit faults; Cybernetics; Decoding; Design engineering; Digital arithmetic; Digital systems; Hardware; Protection; Read only memory;
fLanguage
English
Publisher
ieee
Conference_Titel
Fault Tolerant Systems, 1991. Proceedings., Pacific Rim International Symposium on
Conference_Location
Kawasaki
Print_ISBN
0-8186-2275-X
Type
conf
DOI
10.1109/{RFTS.1991.212959
Filename
212959
Link To Document