DocumentCode
2849474
Title
A solid-state display memory-decoder IC
Author
Barrett, John ; Frescura, B. ; Price, Jack
Author_Institution
Hewlett-Packard Laboratories, Palo Alto, CA, USA
Volume
XIII
fYear
1970
fDate
18-20 Feb. 1970
Firstpage
28
Lastpage
29
Abstract
An integrated circuit incorporating memory, power gating and full logic decoding capability, whose application in all semiconductor displays points the way to modular assembly of large graphic and alphanumeric displays, will be described. Circuit features include high-speed access and bit-organized write-erase control.
Keywords
Decoding; Digital integrated circuits; Displays; Latches; Light emitting diodes; Optical arrays; Resistors; Semiconductor diodes; Solid state circuits; Switches;
fLanguage
English
Publisher
ieee
Conference_Titel
Solid-State Circuits Conference. Digest of Technical Papers. 1970 IEEE International
Conference_Location
Philadelphia, PA, USA
Type
conf
DOI
10.1109/ISSCC.1970.1154823
Filename
1154823
Link To Document