How can the results of silicon debug justify the investment in design-for- debug infrastructure?

With the increase in clock domains and multicore designs, the impact of adding traditional debug features is becoming prohibitive.. The impact is mainly in restrictions in device operation and increased risk to the design itself. It is no longer a given that these features pay for themselves in terms of benefit to silicon debug and test.