DocumentCode :
2857509
Title :
Layout techniques for reduction of common mode current in static converters
Author :
Aimé, Jérémie ; Roudet, James ; Vollaire, Christian ; Baudesson, Philippe ; Ecrabey, Jacques
Author_Institution :
Lab. d´´Electrotechnique de Grenoble, Saint Martin d´´Heres
Volume :
5
fYear :
2006
fDate :
8-12 Oct. 2006
Firstpage :
2296
Lastpage :
2303
Abstract :
The radiation is, for the most part, generated by common-mode currents. This paper shows that action on layout can reduce common-mode currents effectively. Cost-effective, the common-mode current control enables the radiation level knowledge at the conception of a device. This is an important gain of time. Four boost structures are studied in order to validate first, experimentally and second by modelling, reduction common-mode current layouts, supposed effective. The simulated models are based on the partial equivalent element circuit (PEEC) method. We show also the impact of these layout techniques on radiated perturbations
Keywords :
electric current control; power convertors; boost structures; common mode current reduction; common-mode current control; common-mode current layout; partial equivalent element circuit method; radiated perturbations; radiation level knowledge; static converters; Circuit simulation; Current control; Current measurement; DC generators; Electric variables measurement; Frequency; Pollution measurement; Power electronics; Recycling; Surface contamination; Layout; PEEC method; common mode; radiated perturbations;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Industry Applications Conference, 2006. 41st IAS Annual Meeting. Conference Record of the 2006 IEEE
Conference_Location :
Tampa, FL
ISSN :
0197-2618
Print_ISBN :
1-4244-0364-2
Electronic_ISBN :
0197-2618
Type :
conf
DOI :
10.1109/IAS.2006.256862
Filename :
4025551
Link To Document :
بازگشت