Optimizing the cost of design rule modifications for subsequent generations of semiconductor technology

Progress in semiconductor manufacturing requires that device dimensions shrink for every subsequent generation of technology. This shrinking can be accomplished by the corresponding scaling of design databases, generated using a predetermined set of design rules. However, establishing a common shrink factor for all design rules used in the layout presents a formidable task. An aggressive scaling by a large shrink factor may result in limited manufacturability of a product whereas a safe approach using a small shrink factor may compromise the competitiveness of a product line. In this work, we propose cost and benefit driven approach to the rule scalability. The controversial rules that would affect new product development are first defined followed by the cost comparison between the redesign and process development. Example rules are defined and used to demonstrate how to optimize the procedure based on spreadsheet calculations