DocumentCode :
2869551
Title :
PCM coder and decoder ICs with switched capacitor filters
Author :
Tanaka, Hiroya ; Yamasawa, M. ; Kato, Shigeo ; Itoh, A. ; Takahashi, Masaharu ; Ohhata, M. ; Iwata, A. ; Hattori, Saki
Author_Institution :
Fujitsu, Ltd., Kawasaki, Japan
Volume :
XXIII
fYear :
1980
fDate :
13-15 Feb. 1980
Firstpage :
172
Lastpage :
173
Abstract :
A two-chip per-channel companded CODEC with on-chip switched capacitor filters, implemented in the metal gate CMOS process, will be discussed. Typical power dissipation is 130mW in active mode and 15mW in standby.
Keywords :
Capacitors; Circuits; Clocks; Codecs; Decoding; Frequency response; Low pass filters; Operational amplifiers; Phase change materials; Power dissipation;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Solid-State Circuits Conference. Digest of Technical Papers. 1980 IEEE International
Conference_Location :
San Francisco, CA, USA
Type :
conf
DOI :
10.1109/ISSCC.1980.1156065
Filename :
1156065
Link To Document :
بازگشت