Title :
Multi-Step Stress Test for Yield Improvement of 16Mbit EPROMs with Redundancy Scheme
Author :
Miyamoto, J. ; Ohtsuka, N. ; Imamiya, K. ; Tomita, N. ; Iyama, Y.
Keywords :
Circuit testing; EPROM; Electrons; Fabrication; Nonvolatile memory; Redundancy; Reliability engineering; Semiconductor device testing; Semiconductor devices; Stress;
Conference_Titel :
Test Conference, 1991, Proceedings., International
Print_ISBN :
0-8186-9156-5
DOI :
10.1109/TEST.1991.519716