Structured processes for complex VLSI design

This paper discusses some of the structured techniques and processes which are employed by the Subsystems Electronics development group at IBM Havant. A number of processes can be applied at various stages of a development project, from the initial architecture phase, through the implementation phase, and eventually through to evaluation and product test. This paper focuses on those processes which are used during the specification, implementation and simulation phases of VLSI chip design