Postlayout simulation of FPGAs using verilog

Postlayout simulation has proved to be an invaluable tool both for research and teaching purposes, allowing the designer to observe the operation of the device without the need for complex test equipment. A further benefit is that from within the Cadence environment it is possible to probe and trace internal signals, allowing the input and outputs of the logic blocks to be monitored