DocumentCode
2885773
Title
A realtime image processing chip set
Author
Ruetz, P. ; Brodersen, R.W.
Author_Institution
Unviersity of California, Berkeley, CA, USA
Volume
XXIX
fYear
1986
fDate
19-21 Feb. 1986
Firstpage
148
Lastpage
149
Abstract
The development of ICs for a 3×3 linear convolver and non-linear post processors, a 7×7 logic convolver, lookup tables, a contour tracer and line delays, used in realtime image processing at 10MHz, will be discussed. Implementation was in 4μm NMOS.
Keywords
Adders; Character recognition; Circuits; Delay lines; Image processing; Image storage; Nonlinear filters; Pipeline processing; Read-write memory; Sorting;
fLanguage
English
Publisher
ieee
Conference_Titel
Solid-State Circuits Conference. Digest of Technical Papers. 1986 IEEE International
Conference_Location
Anaheim, CA, USA
Type
conf
DOI
10.1109/ISSCC.1986.1157001
Filename
1157001
Link To Document