DocumentCode
2891096
Title
Designing Efficient Many-Core Parallel Algorithms for All-Pairs Shortest-Paths Using CUDA
Author
Tran, Quoc-Nam
Author_Institution
Lamar Univ., Beaumont, TX, USA
fYear
2010
fDate
12-14 April 2010
Firstpage
7
Lastpage
12
Abstract
Finding the all-pairs shortest-paths on a large graph is a fundamental problem in many practical applications such as bioinformatics, internet node traffic and network routing. In this paper, we present the designs of two efficient parallel algorithms for many-core GPUs using CUDA. Our algorithms expose substantial fine-grained parallelism while maintaining minimal global communication. By using the global scope of the GPU´s global memory, coalescing the global memory reads and writes, and avoiding on-chip shared memory bank conflicts, we are able to achieve a large performance benefit with a speed-up of 2,500x on a desktop computer in comparison with a single core program. Our algorithms are scalable, which can handle graphs with size larger than the memory available on the GPUs and when multiple GPUs are added into the system.
Keywords
computer graphic equipment; coprocessors; graph theory; parallel algorithms; shared memory systems; CUDA; all-pairs shortest-paths; desktop computer; global memory; large graph; many-core GPU; many-core parallel algorithms; on-chip shared memory bank conflicts; substantial fine-grained parallelism; Graph Algorithms; Multi-core; Multi-threaded Algorithms;
fLanguage
English
Publisher
ieee
Conference_Titel
Information Technology: New Generations (ITNG), 2010 Seventh International Conference on
Conference_Location
Las Vegas, NV
Print_ISBN
978-1-4244-6270-4
Type
conf
DOI
10.1109/ITNG.2010.230
Filename
5501465
Link To Document