DocumentCode
2909540
Title
A second-order anti-aliasing prefilter for an SDR receiver
Author
Mirzaei, A. ; Bagheri, R. ; Chehrazi, S. ; Abidi, A.A.
Author_Institution
Electr. Eng. Dept., California Univ., Los Angeles, CA
fYear
2005
fDate
21-21 Sept. 2005
Firstpage
629
Lastpage
632
Abstract
A new architecture is presented for a sinc2(f) filter intended to sample channels of varying bandwidth when surrounded by blockers and adjacent bands. Sample rate is programmable from 5 to 40 MHz, and aliases are suppressed by 45 dB or more. The 0.13-mum CMOS circuit consumes 6mA from 1.2V
Keywords
CMOS integrated circuits; VHF filters; antialiasing; channel bank filters; radio receivers; software radio; 0.13 micron; 1.2 V; 5 to 40 MHz; 6 mA; CMOS circuit; SDR receiver; adjacent bands; anti-aliasing prefilter; blockers; second-order prefilter; Attenuation; Bandwidth; Capacitors; Circuits; Finite impulse response filter; Frequency; Hafnium; Sampling methods; Switches; Transfer functions;
fLanguage
English
Publisher
ieee
Conference_Titel
Custom Integrated Circuits Conference, 2005. Proceedings of the IEEE 2005
Conference_Location
San Jose, CA
Print_ISBN
0-7803-9023-7
Type
conf
DOI
10.1109/CICC.2005.1568748
Filename
1568748
Link To Document