DocumentCode
2912500
Title
Board level reliability testing of μBGA(R) packaging with lead-free solder attachment
Author
Solberg, Vern
Author_Institution
Tessera Inc., San Jose, CA, USA
fYear
2000
fDate
2000
Firstpage
10
Lastpage
14
Abstract
To maximize the benefit of chip-scale packaging for portable and handheld electronics, the user must consider efficient and cost effective assembly processing. Factors that an engineer should review before developing the product using CSP may include physical features and construction of the device, environmental limitations, suitable substrate materials and a general understanding of the attachment methodology. Many of the electronic products being developed using miniature chip-scale packages are moving toward lead-free, environmentally safe assembly processes. This paper reviews chip-size flash and RAMBUS memory test device applications utilizing μBGA(R) package technology, explore alternative solder alloy compositions, furnish recommendations for solder process temperature profiles and present the results from extensive thermal cycle testing, comparing eutectic solder to lead-free solder ball contacts and attachment materials
Keywords
assembling; ball grid arrays; chip scale packaging; circuit reliability; environmental factors; flash memories; integrated circuit interconnections; integrated memory circuits; printed circuit testing; product development; soldering; temperature distribution; thermal stresses; μBGA packaging; CSP; Pb; attachment materials; attachment methodology; board level reliability testing; chip-scale packaging; chip-size RAMBUS memory test device applications; chip-size flash memory test device applications; cost effective assembly processing; device construction; electronic products; environmental limitations; eutectic solder; handheld electronics; lead-free environmentally safe assembly processes; lead-free solder attachment; lead-free solder ball contacts; microBGA package technology; microBGA packaging; miniature chip-scale packages; physical features; portable electronics; product development; solder alloy compositions; solder process temperature profiles; substrate materials; thermal cycle testing; Assembly; Building materials; Chip scale packaging; Costs; Electronic packaging thermal management; Electronics packaging; Environmentally friendly manufacturing techniques; Lead; Materials testing; Reliability engineering;
fLanguage
English
Publisher
ieee
Conference_Titel
Electronics Packaging Technology Conference, 2000. (EPTC 2000). Proceedings of 3rd
Print_ISBN
0-7803-6644-1
Type
conf
DOI
10.1109/EPTC.2000.906342
Filename
906342
Link To Document