Configurable structures for a primitive operator digital filter FPGA

A number of configurable arithmetic structures for an FPGA architecture for the realisation of low complexity digital filters are investigated. The FPGA is based upon primitive operator design technique in which digital filters are realised using signal flow graphs comprising low complexity operations. The authors evaluate the structures with a number of filter examples and compare their performance in terms of speed and area