Title :
mRT-PLRU: A General Framework for Real-Time Multitask Executions on NAND Flash Memory
Author :
Duhee Lee ; Jong-Chan Kim ; Chang-Gun Lee ; Kanghee Kim
Author_Institution :
Real-Time Ubiquitous Syst. Lab., Seoul Nat. Univ., Seoul, South Korea
Abstract :
This paper proposes a novel technique called mRT-PLRU (Multitasking Real-Time constrained combination of Pinning and LRU), which forms a generic framework to use inexpensive nonvolatile NAND flash memory for storing and executing real-time programs in multitasking environments. In order to execute multiple real-time tasks stored in NAND flash memory with the minimal usage of expensive RAM, the mRT-PLRU is optimally configured in two steps. In the first step, the per-task analysis finds the function of RAM size versus execution time (and the corresponding optimal pinning/LRU combination) for each individual task. Using these functions for all the tasks as inputs, the second-step called a stochastic-analysis-in-loop optimization conducts an iterative convex optimization with the stochastic analysis for the probabilistic schedulability check. As a result, the optimization loop can optimally determine the RAM sizes for multiple tasks such that their deadlines are probabilistically guaranteed with the minimal size of total RAM. The usefulness of the developed technique is intensively verified through both simulation and actual implementation. Our experimental study shows that mRT-PLRU can save up to 80 percent of RAM required by the industry-common shadowing approach.
Keywords :
NAND circuits; flash memories; probability; real-time systems; scheduling; stochastic programming; NAND flash memory; RAM size; execution time; general framework; generic framework; industry-common shadowing approach; iterative convex optimization; mRT-PLRU; multitasking environments; multitasking real-time constrained combination of pinning and LRU; per-task analysis; probabilistic schedulability check; real-time multitask executions; real-time program execution; real-time program storage; stochastic-analysis-in-loop optimization; Ash; Optimization; Probabilistic logic; Random access memory; Real time systems; Silicon; Time factors; NAND flash memory; Soft real-time programs; mRT-PLRU; multitasking; paging;
Journal_Title :
Computers, IEEE Transactions on