A novel low power 64-kb SRAM using bit-lines charge-recycling and non-uniform cell scheme

For a conventional SRAM, bit-lines dissipate the largest part of power consumption, since they are long lines with parasitical capacitance. Furthermore, the bit-lines consume more power in write cycle than in read cycle. A new charge-recycling method is proposed to reduce bit-line power consumption. The proposed SRAM pre-charge the bit-lines to VDD or GND respectively, they share the charge of adjacent bit-lines in write cycle. This is different from the former charge-recycling technique, because it does not need the additional voltage supply except VDD. SRAM cells also dissipate a lot of leakage power consumption in inactive cycle. The proposed SRAM uses non uniform cell method to reduce gate leakage. In this paper, a 64kb (4k*16bits) 1-port SRAM is implemented with 100nm CMOS technology, the simulation results show that it reduces 32.9% leakage for SRAM cell in inactive mode, and 22% total power consumption to the conventional SRAM.