Variability modeling and impact on design

Measured variabilities from 0.35 mum to 90 nm processes are explained with a growing concern of within-die components. Variability impact on circuit performance is discussed. A possible approach for mitigating the variability is the introduction of layout regularity, and its effect is examined by test structures in a 90 nm process and lithography simulation in a 45 nm process.