Design of AC-PDP Signal Processor for SoC Application

This paper describes the design and implementation of a synthesizable, flexible, alternative current-plasma display panel (AC-PDP) signal processor (APSP) as an intellectual property (IP) core for system-on-a-chip (SoC) application. The APSP adopts the Improved Address and Display Separation (ADS) method we proposed to overcome the dynamic false contour (DFC) problem. The Finite State Machine (FSM) Design of the APSP are discussed in this paper. The Post-Place & Route simulation waveform based on VHDL is also proposed in this paper.