DocumentCode
2981852
Title
One-chip 15 frame/s mega-pixel real-time image processor
Author
Yamauchi, Hiroyuki ; Okada, Shogo ; Matsuda, Yuuki ; Mori, Takayoshi ; Watanabe, Toshio ; Okada, Shogo ; Kobayashi, Akihiro ; Ogura, I. ; Harada, Y.
Author_Institution
Sanyo Electr. Co. Ltd., Gifu, Japan
fYear
2001
fDate
7-7 Feb. 2001
Firstpage
144
Lastpage
145
Abstract
A-one-chip 15 frame/s mega-pixel real time image processor, for mobile multimedia applications is presented. It contains mega-pixel CCD signal processing, a motion-JPEG/MPEG2 image compression/decompression engine, a RISC-CPU, an NTSC encoder, a SDRAM controller and peripheral interfaces.
Keywords
digital signal processing chips; image processing; multimedia systems; real-time systems; CCD signal processing; NTSC encoder; RISC-CPU; SDRAM controller; image compression; image decompression; mega-pixel real-time image processor; mobile multimedia; motion-JPEG/MPEG2; one-chip system; peripheral interface; Central Processing Unit; Clocks; Digital cameras; Energy consumption; Engines; Image coding; Pixel; SDRAM; Transform coding; Video compression;
fLanguage
English
Publisher
ieee
Conference_Titel
Solid-State Circuits Conference, 2001. Digest of Technical Papers. ISSCC. 2001 IEEE International
Conference_Location
San Francisco, CA, USA
ISSN
0193-6530
Print_ISBN
0-7803-6608-5
Type
conf
DOI
10.1109/ISSCC.2001.912579
Filename
912579
Link To Document