DocumentCode
2988805
Title
High-speed low-power sense comparator for multilevel flash memories
Author
Pierin, Andrea ; Gregori, Stefano ; Khouri, Osama ; Micheloni, Rho ; Torelli, Guido
Author_Institution
Pavia Univ., Italy
Volume
2
fYear
2000
fDate
2000
Firstpage
759
Abstract
This paper presents a voltage comparator designed for use in high-performance sense circuits for multilevel flash memories. The comparator is made up by an input buffering stage followed by a regenerative gain stage. A fully differential scheme and offset compensation of both stages allows resolution and speed requirements to be met. Separate supply voltages are used for the two stages to guarantee the required large input common-mode range and, simultaneously, minimise power consumption from the high-voltage supply which is provided by a charge-pump based voltage multiplier. Simulation results show an overall comparison time within 20 ns (input signal 10 mV) with a current drain of 15 μA from the high-voltage generator, which makes the proposed comparator well suited to multilevel sensing
Keywords
comparators (circuits); compensation; flash memories; high-speed integrated circuits; low-power electronics; multivalued logic; voltage multipliers; 10 mV; 15 muA; charge-pump based voltage multiplier; current drain; fully differential scheme; high-voltage generator; input buffering stage; large input common-mode range; low-power sense comparator; multilevel flash memories; offset compensation; overall comparison time; regenerative gain stage; speed requirements; voltage comparator; Charge pumps; Circuits; Energy consumption; Fabrication; Flash memory; Nonvolatile memory; Personal digital assistants; Production; Signal generators; Threshold voltage;
fLanguage
English
Publisher
ieee
Conference_Titel
Electronics, Circuits and Systems, 2000. ICECS 2000. The 7th IEEE International Conference on
Conference_Location
Jounieh
Print_ISBN
0-7803-6542-9
Type
conf
DOI
10.1109/ICECS.2000.912988
Filename
912988
Link To Document